TY - GEN
T1 - A compact and low power logic design for multi-pillar vertical MOSFETs
AU - Sakui, Koji
AU - Endoh, Tetsuo
PY - 2010/8/31
Y1 - 2010/8/31
N2 - The compact and low power logic circuit design for multi-pillar vertical MOSFETs has been proposed. The proposed design with the multi-pillar vertical MOSFETs is very practical for considering the load capacitance and resistance by changing the number of the silicon pillars flexibly for the desired channel width of series connected MOSFETs and their layout pattern.
AB - The compact and low power logic circuit design for multi-pillar vertical MOSFETs has been proposed. The proposed design with the multi-pillar vertical MOSFETs is very practical for considering the load capacitance and resistance by changing the number of the silicon pillars flexibly for the desired channel width of series connected MOSFETs and their layout pattern.
UR - http://www.scopus.com/inward/record.url?scp=77955990400&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=77955990400&partnerID=8YFLogxK
U2 - 10.1109/ISCAS.2010.5537837
DO - 10.1109/ISCAS.2010.5537837
M3 - Conference contribution
AN - SCOPUS:77955990400
SN - 9781424453085
T3 - ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems
SP - 309
EP - 312
BT - ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems
T2 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010
Y2 - 30 May 2010 through 2 June 2010
ER -