A dynamically reconfigurable SIMD processor for a vision chip

Takashi Komuro, Shingo Kagami, Masatoshi Ishikawa

Research output: Contribution to journalArticlepeer-review

121 Citations (Scopus)


Conventional SIMD image processors are very effective for early visual processing because of their parallelism. However, in performing more advanced processing, they exhibit some problems, such as poor performance in global operations and a tradeoff between flexibility of processing and the number of pixels. This paper shows a new architecture and sample algorithms of a vision chip that has the ability to reconfigure its hardware dynamically by chaining processing elements. A prototype chip with 64 × 64 pixels manufactured using the 0.35-μm CMOS process is also shown.

Original languageEnglish
Pages (from-to)265-268
Number of pages4
JournalIEEE Journal of Solid-State Circuits
Issue number1
Publication statusPublished - 2004 Jan


  • High-speed image processing
  • Massively parallel processing
  • Reconfigurable
  • Single instruction multiple data (SIMD)
  • Vision chip


Dive into the research topics of 'A dynamically reconfigurable SIMD processor for a vision chip'. Together they form a unique fingerprint.

Cite this