A real-time visual processing system using a general-purpose vision chip

Shingo Kagami; Takashi Komuro; Idaku Ishii; Masatoshi Ishikawa

A real-time visual processing system using a general-purpose vision chip

Shingo Kagami, Takashi Komuro, Idaku Ishii, Masatoshi Ishikawa

Research output: Contribution to journal › Conference article › peer-review

Abstract

A real-time visual processing system using a general-purpose vision chip, an image sensor in which photo detectors and processing elements are integrated, is described. In order to control the vision chip and process its output at high speed, a novel architecture called SPARSIS, in which control process of the vision chip is pipelined and integrated with a RISC type integer pipeline, has been developed. This architecture can guarantee real-time operation with high temporal resolution, and even makes possible software-controlled A/D conversion. Sample algorithms demonstrating its fine-grained realtimeness, and experimental results with the implemented system, are also described.

Original language	English
Pages (from-to)	1229-1234
Number of pages	6
Journal	Proceedings - IEEE International Conference on Robotics and Automation
Volume	2
Publication status	Published - 2002 Jan 1
Externally published	Yes
Event	2002 IEEE International Conference on Robotics and Automation - Washington, DC, United States Duration: 2002 May 11 → 2002 May 15

ASJC Scopus subject areas

Software
Control and Systems Engineering
Artificial Intelligence
Electrical and Electronic Engineering

Cite this

@article{2d28696c5f444f009880dcd5ad2d775e,

title = "A real-time visual processing system using a general-purpose vision chip",

abstract = "A real-time visual processing system using a general-purpose vision chip, an image sensor in which photo detectors and processing elements are integrated, is described. In order to control the vision chip and process its output at high speed, a novel architecture called SPARSIS, in which control process of the vision chip is pipelined and integrated with a RISC type integer pipeline, has been developed. This architecture can guarantee real-time operation with high temporal resolution, and even makes possible software-controlled A/D conversion. Sample algorithms demonstrating its fine-grained realtimeness, and experimental results with the implemented system, are also described.",

author = "Shingo Kagami and Takashi Komuro and Idaku Ishii and Masatoshi Ishikawa",

year = "2002",

month = jan,

day = "1",

language = "English",

volume = "2",

pages = "1229--1234",

journal = "Proceedings - IEEE International Conference on Robotics and Automation",

issn = "1050-4729",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "2002 IEEE International Conference on Robotics and Automation ; Conference date: 11-05-2002 Through 15-05-2002",

}

TY - JOUR

T1 - A real-time visual processing system using a general-purpose vision chip

AU - Kagami, Shingo

AU - Komuro, Takashi

AU - Ishii, Idaku

AU - Ishikawa, Masatoshi

PY - 2002/1/1

Y1 - 2002/1/1

N2 - A real-time visual processing system using a general-purpose vision chip, an image sensor in which photo detectors and processing elements are integrated, is described. In order to control the vision chip and process its output at high speed, a novel architecture called SPARSIS, in which control process of the vision chip is pipelined and integrated with a RISC type integer pipeline, has been developed. This architecture can guarantee real-time operation with high temporal resolution, and even makes possible software-controlled A/D conversion. Sample algorithms demonstrating its fine-grained realtimeness, and experimental results with the implemented system, are also described.

AB - A real-time visual processing system using a general-purpose vision chip, an image sensor in which photo detectors and processing elements are integrated, is described. In order to control the vision chip and process its output at high speed, a novel architecture called SPARSIS, in which control process of the vision chip is pipelined and integrated with a RISC type integer pipeline, has been developed. This architecture can guarantee real-time operation with high temporal resolution, and even makes possible software-controlled A/D conversion. Sample algorithms demonstrating its fine-grained realtimeness, and experimental results with the implemented system, are also described.

UR - http://www.scopus.com/inward/record.url?scp=0036060713&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036060713&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0036060713

SN - 1050-4729

VL - 2

SP - 1229

EP - 1234

JO - Proceedings - IEEE International Conference on Robotics and Automation

JF - Proceedings - IEEE International Conference on Robotics and Automation

T2 - 2002 IEEE International Conference on Robotics and Automation

Y2 - 11 May 2002 through 15 May 2002

ER -

A real-time visual processing system using a general-purpose vision chip

Abstract

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this