A simulated LC oscillator using multi-input floating-gate MOSFETS

Kinya Matsuda, Yoshihiko Horio, Kazuyuki Aihara

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Citations (Scopus)

Abstract

A simulated LC oscillator is proposed using multi-input floating-gate MOSFETs. A negative resistance in the oscillator is realized by the nonlinear resistor circuit with Λ/-type I-V characteristic. Furthermore, an equivalent inductor circuit is proposed using the multi-input floating-gate MOSFET. The inductance of the circuit can be varied by controlling the external voltage. This simulated inductor is used in the LC oscillator. The resultant LC oscillator is compatible with the standard CMOS process. The oscillation frequency is theoretically driven concerning some of the parasitic capacitances of MOSFETs. Moreover, a prototype chip was fabricated using MOSIS TSMC 0.35 μm CMOS process. The preliminary experimental results from the chip are shown.

Original languageEnglish
Title of host publicationISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Pages763-766
Number of pages4
DOIs
Publication statusPublished - 2001
Event2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia
Duration: 2001 May 62001 May 9

Publication series

NameISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Volume3

Conference

Conference2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
Country/TerritoryAustralia
CitySydney, NSW
Period01/5/601/5/9

Fingerprint

Dive into the research topics of 'A simulated LC oscillator using multi-input floating-gate MOSFETS'. Together they form a unique fingerprint.

Cite this