TY - GEN
T1 - An appropriate computing system and its system parameters selection based on bottleneck prediction of applications
AU - Komatsu, Kazuhiko
AU - Kishitani, Takumi
AU - Sato, Masayuki
AU - Kobayashi, Hiroaki
N1 - Funding Information:
This work was supported in part by MEXT as “Next Generation High-Performance Computing Infrastructures and Applications R&D Program,” entitled “R&D of A Quantum-Annealing-Assisted Next Generation HPC Infrastructure and its Applications” and Grants-in-Aid for Scientific Research(S) #17H06108.
Publisher Copyright:
© 2019 IEEE.
PY - 2019/5
Y1 - 2019/5
N2 - Recent computing systems have different characteristics as they consist of various processors such as a scalar processor, an accelerator, and a vector processor. As calculations patterns best suited for individual systems are different and diverged, it is difficult to determine in advance which computing system is appropriate when an application is given. Furthermore, due to the increase in the complexity of computing systems such as the many-core and new memory technologies, it is necessary to adjust many system parameters and find appropriate system parameters for each application to deliver the high performance of a computing system. One of the ways to find a computing system and its system parameter combinations suitable for an HPC application is a bruteforce approach of trial and error executions of an application on various computing systems and various system parameter combinations, which is no longer a realistic way due to its high cost of time and efforts. This paper proposes a method to carefully select a candidate of a computing system and system parameter combinations appropriate for executions of an HPC application by considering both characteristics of the application and computing systems. Thus, the proposed method can narrow down a large search space of computing systems and their system parameter combinations suitable for executing the HPC application.
AB - Recent computing systems have different characteristics as they consist of various processors such as a scalar processor, an accelerator, and a vector processor. As calculations patterns best suited for individual systems are different and diverged, it is difficult to determine in advance which computing system is appropriate when an application is given. Furthermore, due to the increase in the complexity of computing systems such as the many-core and new memory technologies, it is necessary to adjust many system parameters and find appropriate system parameters for each application to deliver the high performance of a computing system. One of the ways to find a computing system and its system parameter combinations suitable for an HPC application is a bruteforce approach of trial and error executions of an application on various computing systems and various system parameter combinations, which is no longer a realistic way due to its high cost of time and efforts. This paper proposes a method to carefully select a candidate of a computing system and system parameter combinations appropriate for executions of an HPC application by considering both characteristics of the application and computing systems. Thus, the proposed method can narrow down a large search space of computing systems and their system parameter combinations suitable for executing the HPC application.
KW - Automatic tuning
KW - Processor selection
KW - Search space reduction
KW - System parameter tuning
UR - http://www.scopus.com/inward/record.url?scp=85070390897&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85070390897&partnerID=8YFLogxK
U2 - 10.1109/IPDPSW.2019.00127
DO - 10.1109/IPDPSW.2019.00127
M3 - Conference contribution
AN - SCOPUS:85070390897
T3 - Proceedings - 2019 IEEE 33rd International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2019
SP - 768
EP - 777
BT - Proceedings - 2019 IEEE 33rd International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2019
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 33rd IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2019
Y2 - 20 May 2019 through 24 May 2019
ER -