An energy-efficient dynamic memory address mapping mechanism

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

DRAM-based main memories are energy-hungry components of modern computer systems. Since accesses to DRAM need a complex protocol, the performance of an address-mapping scheme that decides physical locations of data based on physical addresses has a big impact on energy consumption. To improve the energy efficiency, this paper proposes a mechanism that dynamically selects an appropriate address-mapping scheme under the consideration of a trade-off between performance and power consumption. The mechanism works so as to reduce the energy consumption of the main memory. The evaluation results show that the proposed mechanism can reduce the energy consumption in comparison with conventional address-mapping schemes, which do not change their address mappings.

Original languageEnglish
Title of host publicationIEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467373258
DOIs
Publication statusPublished - 2015 Jul 14
Event18th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2015 - Yokohama, Japan
Duration: 2015 Apr 132015 Apr 15

Publication series

NameIEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings

Other

Other18th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2015
Country/TerritoryJapan
CityYokohama
Period15/4/1315/4/15

Keywords

  • DRAM
  • address mapping
  • energy consumption
  • rank

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'An energy-efficient dynamic memory address mapping mechanism'. Together they form a unique fingerprint.

Cite this