TY - GEN
T1 - An experimental study of TiN gate FinFET SRAM with (111)-oriented sidewall channels
AU - Liu, Y. X.
AU - Hayashida, T.
AU - Matsukawa, T.
AU - Endo, K.
AU - O'uchi, S.
AU - Sakamoto, K.
AU - Masahara, M.
AU - Ishii, K.
AU - Tsukada, J.
AU - Ishikawa, Y.
AU - Yamauchi, H.
AU - Ogura, A.
AU - Suzuki, E.
PY - 2008
Y1 - 2008
N2 - TiN gate FinFET SRAM half-cells with different β-ratios from 1-3 have successfully been fabricated by using the orientation dependent wet etching and conventional reactive sputtering, for the first time. It is experimentally found that static noise margin (SNM) at read condition increases with increasing β-ratio due to the strength of pull-down transistor. To overcome SRAM cell size increment with increasing β, a fin-height controlled pass-gate (PG) SRAM structure is proposed.
AB - TiN gate FinFET SRAM half-cells with different β-ratios from 1-3 have successfully been fabricated by using the orientation dependent wet etching and conventional reactive sputtering, for the first time. It is experimentally found that static noise margin (SNM) at read condition increases with increasing β-ratio due to the strength of pull-down transistor. To overcome SRAM cell size increment with increasing β, a fin-height controlled pass-gate (PG) SRAM structure is proposed.
UR - http://www.scopus.com/inward/record.url?scp=77949928789&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=77949928789&partnerID=8YFLogxK
U2 - 10.1109/SNW.2008.5418473
DO - 10.1109/SNW.2008.5418473
M3 - Conference contribution
AN - SCOPUS:77949928789
SN - 9781424420711
T3 - IEEE 2008 Silicon Nanoelectronics Workshop, SNW 2008
BT - IEEE 2008 Silicon Nanoelectronics Workshop, SNW 2008
T2 - IEEE 2008 Silicon Nanoelectronics Workshop, SNW 2008
Y2 - 15 June 2008 through 16 June 2008
ER -