An integrated multi-scroll circuit with floating-gate mosfets

Tetsuya Fujiwara, Yoshihiko Horio, Kazuyuki Aihara

Research output: Contribution to journalConference articlepeer-review

12 Citations (Scopus)

Abstract

This paper proposes a multi-scroll circuit that is fast, compact, versatile, and suitable for CMOS implementation. The circuit uses a high-Q CMOS active inductor circuit as a simulated inductor. We use parallel combinations of N-type conductance circuits with floating-gate MOSFETs to create high-order piecewise-linear negative conductances. We integrate the proposed circuit with MOSIS TSMC 0.35 μm CMOS process. HSPICE simulation results and experimental results from the prototype chip are shown.

Original languageEnglish
Pages (from-to)III180-III183
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume3
Publication statusPublished - 2003
EventProceedings of the 2003 IEEE International Symposium on Circuits and Systems - Bangkok, Thailand
Duration: 2003 May 252003 May 28

Fingerprint

Dive into the research topics of 'An integrated multi-scroll circuit with floating-gate mosfets'. Together they form a unique fingerprint.

Cite this