Atomic layer deposition of 25-nm-thin sidewall spacer for enhancement of FinFET performance

Kazuhiko Endo, Yuki Ishikawa, Takashi Matsukawa, Yongxum Liu, Shin Ichi O'uchi, Kunihiro Sakamoto, Junichi Tsukada, Hiromi Yamauchi, Meishoku Masahara

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Citations (Scopus)

Abstract

We have successfully fabricated FinFETs with a 25-nm-short extension of the source/drain by using atomic layer deposition of SiO2 thin films for the side-wall spacer of the gate electrode. The performance of the FinFET has been successfully improved by the reduction of the parasitic resistance.

Original languageEnglish
Title of host publicationESSDERC 2011 - Proceedings of the 41st European Solid-State Device Research Conference
Pages83-86
Number of pages4
DOIs
Publication statusPublished - 2011
Event41st European Solid-State Device Research Conference, ESSDERC 2011 - Helsinki, Finland
Duration: 2011 Sept 122011 Sept 16

Publication series

NameEuropean Solid-State Device Research Conference
ISSN (Print)1930-8876

Conference

Conference41st European Solid-State Device Research Conference, ESSDERC 2011
Country/TerritoryFinland
CityHelsinki
Period11/9/1211/9/16

Fingerprint

Dive into the research topics of 'Atomic layer deposition of 25-nm-thin sidewall spacer for enhancement of FinFET performance'. Together they form a unique fingerprint.

Cite this