TY - JOUR
T1 - Design of an energy-efficient ternary current-mode intra-chip communication link for an asynchronous network-on-chip
AU - Mochizuki, Akira
AU - Shirahama, Hirokatsu
AU - Watanabe, Yuma
AU - Hanyu, Takahiro
PY - 2014/9
Y1 - 2014/9
N2 - An energy-efficient intra-chip communication link circuit with ternary current signaling is proposed for an asynchronous Networkon- Chip. The data signal encoded by an asynchronous three-state protocol is represented by a small-voltage-swing three-level intermediate signal, which results in the reduction of transition delay and achieving energyefficient data transfer. The three-level voltage is generated by using a combination of dynamically controlled current sources with feedback loop mechanism. Moreover, the proposed circuit contains a power-saving scheme where the dynamically controlled transistors also are utilized. By cutting off the current paths when the data transfer on the communication link is inactive, the power dissipation can be greatly reduced. It is demonstrated that the average data-transfer speed is about 1.5 times faster than that of a binary CMOS implementation using a 130nm CMOS technology at the supply voltage of 1.2V.
AB - An energy-efficient intra-chip communication link circuit with ternary current signaling is proposed for an asynchronous Networkon- Chip. The data signal encoded by an asynchronous three-state protocol is represented by a small-voltage-swing three-level intermediate signal, which results in the reduction of transition delay and achieving energyefficient data transfer. The three-level voltage is generated by using a combination of dynamically controlled current sources with feedback loop mechanism. Moreover, the proposed circuit contains a power-saving scheme where the dynamically controlled transistors also are utilized. By cutting off the current paths when the data transfer on the communication link is inactive, the power dissipation can be greatly reduced. It is demonstrated that the average data-transfer speed is about 1.5 times faster than that of a binary CMOS implementation using a 130nm CMOS technology at the supply voltage of 1.2V.
KW - Asynchronous communication link
KW - Current-mode
KW - Multiplevalued logic
KW - Network-on-chip
UR - http://www.scopus.com/inward/record.url?scp=84906911199&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84906911199&partnerID=8YFLogxK
U2 - 10.1587/transinf.2013LOP0024
DO - 10.1587/transinf.2013LOP0024
M3 - Article
AN - SCOPUS:84906911199
SN - 0916-8532
VL - E97-D
SP - 2304
EP - 2311
JO - IEICE Transactions on Information and Systems
JF - IEICE Transactions on Information and Systems
IS - 9
ER -