TY - GEN
T1 - Design of multiplex interconnection networks for massively parallel computing systems
AU - Takimoto, Takashi
AU - Aoki, Takafumi
AU - Higuchi, Tatsuo
PY - 1994
Y1 - 1994
N2 - The concept of multiplex interconnection networks is proposed to attack the communication crisis in massively parallel computing in the next generation. In the multiplex interconnection network, multiplexable information carries, such as optical wavelengths, are employed, so that large-scale communication topologies can be embedded in the virtual space of multiplexable carriers with reduced interconnections. This paper discusses a systematic multiplexing scheme for the class of interconnection networks defined by bit-permute-complement (BPC) permutations. It is shown that using the proposed technique, the wiring area can be reduced by less than the factor of 1/r using r kinds of multiplexable components.
AB - The concept of multiplex interconnection networks is proposed to attack the communication crisis in massively parallel computing in the next generation. In the multiplex interconnection network, multiplexable information carries, such as optical wavelengths, are employed, so that large-scale communication topologies can be embedded in the virtual space of multiplexable carriers with reduced interconnections. This paper discusses a systematic multiplexing scheme for the class of interconnection networks defined by bit-permute-complement (BPC) permutations. It is shown that using the proposed technique, the wiring area can be reduced by less than the factor of 1/r using r kinds of multiplexable components.
UR - http://www.scopus.com/inward/record.url?scp=0028015475&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0028015475&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:0028015475
SN - 0818656522
T3 - Proceedings of The International Symposium on Multiple-Valued Logic
SP - 231
EP - 238
BT - Proceedings of The International Symposium on Multiple-Valued Logic
PB - Publ by IEEE
T2 - Proceedings of the 24th International Symposium on Multiple-Valued Logic
Y2 - 25 May 1994 through 27 May 1994
ER -