TY - GEN
T1 - Energy-efficient and highly-reliable nonvolatile FPGA using self-terminated power-gating scheme
AU - Suzuki, Daisuke
AU - Hanyu, Takahiro
PY - 2016/7/18
Y1 - 2016/7/18
N2 - An energy-efficient and highly-reliable nonvolatile FPGA using a self-terminated power-gating scheme is proposed. Since the write current is automatically cut off just after the temporal data in the flip-flop is successfully backed up in the nonvolatile device, the amount of write energy can be minimized with no write failure. Moreover, when the backup operation in a particular logic cluster is completed, power supply of the cluster is immediately turned off, which minimizes standby energy due to leakage current. In fact, the total amount of energy consumption during the backup operation is reduced by 64% in comparison with that of a conventional worst-case based approach where the long time write current pulse is used for the reliable write.
AB - An energy-efficient and highly-reliable nonvolatile FPGA using a self-terminated power-gating scheme is proposed. Since the write current is automatically cut off just after the temporal data in the flip-flop is successfully backed up in the nonvolatile device, the amount of write energy can be minimized with no write failure. Moreover, when the backup operation in a particular logic cluster is completed, power supply of the cluster is immediately turned off, which minimizes standby energy due to leakage current. In fact, the total amount of energy consumption during the backup operation is reduced by 64% in comparison with that of a conventional worst-case based approach where the long time write current pulse is used for the reliable write.
KW - formatting
KW - style
KW - styling
UR - http://www.scopus.com/inward/record.url?scp=84981356516&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84981356516&partnerID=8YFLogxK
U2 - 10.1109/ISMVL.2016.50
DO - 10.1109/ISMVL.2016.50
M3 - Conference contribution
AN - SCOPUS:84981356516
T3 - Proceedings of The International Symposium on Multiple-Valued Logic
SP - 5
EP - 10
BT - Proceedings - 2016 IEEE 46th International Symposium on Multiple-Valued Logic, ISMVL 2016
PB - IEEE Computer Society
T2 - 46th IEEE International Symposium on Multiple-Valued Logic, ISMVL 2016
Y2 - 18 May 2016 through 20 May 2016
ER -