Evaluation of a Field-programmable VLSI based on an asynchronous bit-serial architecture

Masanori Hariyama, Shota Ishihara, Michitaka Kameyama

Research output: Contribution to journalArticlepeer-review

11 Citations (Scopus)


This paper presents a novel asynchronous architecture of Field-programmable gate arrays (FPGAs) to reduce the power consumption. In the dynamic power consumption of the conventional FPGAs, the power consumed by the switch blocks and clock distribution is dominant since FPGAs have complex switch blocks and the large number of registers for high programmability. To reduce the power consumption of switch blocks and clock distribution, asynchronous bit-serial architecture is proposed. To ensure the correct operation independent of data-path lengths, we use the level-encoded dual-rail encoding and propose its area-efficient implementation. The proposed field-programmable VLSI is implemented in a 90nm CMOS technology. The delay and the power consumption of the proposed FPVLSI are respectively 61% and 58% of those of 4-phase dual-rail encoding which is the most common encoding in delay insensitive encoding.

Original languageEnglish
Pages (from-to)1419-1426
Number of pages8
JournalIEICE Transactions on Electronics
Issue number9
Publication statusPublished - 2008 Sept


  • Asynchronous architecture
  • FPGAs
  • LEDR (level-encoded dual-rail) encoding
  • Reconfigurable VLSIs


Dive into the research topics of 'Evaluation of a Field-programmable VLSI based on an asynchronous bit-serial architecture'. Together they form a unique fingerprint.

Cite this