Fair and consistent hardware evaluation of fourteen round two SHA-3 candidates

Miroslav Knežević, Kazuyuki Kobayashi, Jun Ikegami, Shin'ichiro Matsuo, Akashi Satoh, Ünal Kocabas, Junfeng Fan, Toshihiro Katashita, Takeshi Sugawara, Kazuo Sakiyama, Ingrid Verbauwhede, Kazuo Ohta, Naofumi Homma, Takafumi Aoki

Research output: Contribution to journalArticlepeer-review

30 Citations (Scopus)


The first contribution of our paper is that we propose a platform, a design strategy, and evaluation criteria for a fair and consistent hardware evaluation of the second-round SHA-3 candidates. Using a SASEBO-GII field-programmable gate array (FPGA) board as a common platform, combined with well defined hardware and software interfaces, we compare all 256-bit version candidates with respect to area, throughput, latency, power, and energy consumption. Our approach defines a standard testing harness for SHA-3 candidates, including the interface specification for the SHA-3 module on our testing platform. The second contribution is that we provide both FPGA and 90-nm CMOS application-specific integrated circuit (ASIC) synthesis results and thereby are able to compare the results. Our third contribution is that we release the source code of all the candidates and by using a common, fixed, publicly available platform, our claimed results become reproducible and open for a public verification.

Original languageEnglish
Article number5756688
Pages (from-to)827-840
Number of pages14
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number5
Publication statusPublished - 2012 May


  • Application-specific integrated circuit (ASIC)
  • SHA-3 competition
  • field-programmable gate array (FPGA)
  • hardware evaluation
  • hash function


Dive into the research topics of 'Fair and consistent hardware evaluation of fourteen round two SHA-3 candidates'. Together they form a unique fingerprint.

Cite this