Graph-based evolutionary design of arithmetic circuits

Dingjun Chen, Takafumi Aoki, Naofumi Homma, Toshiki Terasaki, Tatsuo Higuchi

Research output: Contribution to journalArticlepeer-review

17 Citations (Scopus)


In this paper, we present an efficient graph-based evolutionary optimization technique called evolutionary graph generation (EGG) and the proposed approach is applied to the design of combinational and sequential arithmetic circuits based on parallel counter-tree architecture. The fundamental idea of EGG is to employ general circuit graphs as individuals and manipulate the circuit graphs directly using new evolutionary graph operations without encoding the graphs into other indirect representations, such as bit strings used in genetic algorithm (GA) proposed by Holland and trees used in genetic programming (GP) proposed by Koza et al. In this paper, the EGG system is applied to the design of constant-coefficient multipliers and the design of bit-serial data-parallel adders. The results demonstrate the potential capability of EGG to solve the practical design problems for arithmetic circuits with limited knowledge of computer arithmetic algorithms. For example, in the design of fast constant-coefficient multipliers consisting of shifters and parallel counters, the results obtained from the EGG are superior to or as good as the known conventional designs using arithmetic algorithms. This means that the proposed EGG system can help to simplify and speed up the process of designing arithmetic circuits and can produce better solutions to the given problem.

Original languageEnglish
Pages (from-to)86-100
Number of pages15
JournalIEEE Transactions on Evolutionary Computation
Issue number1
Publication statusPublished - 2002 Feb


  • Arithmetic circuits
  • Canonic signed-digit (CSD) representation
  • Digital signal processing (DSP)
  • Electronic design automation (EDA)
  • Evolutionary computation
  • Evolutionary graph generation (EGG)
  • Multipliers


Dive into the research topics of 'Graph-based evolutionary design of arithmetic circuits'. Together they form a unique fingerprint.

Cite this