TY - JOUR
T1 - High performance and highly reliable novel CMOS devices using accumulation mode multi-gate and fully depleted SOI MOSFETs
AU - Cheng, W.
AU - Teramoto, A.
AU - Kuroda, R.
AU - Hirayama, M.
AU - Ohmi, T.
N1 - Funding Information:
This work was conducted as a part of the project under Grant-in-Aid for Specially Promoted Research (project No. 18002004), supported by Japanese Ministry of Education, Culture, Sports, Science and Technology.
PY - 2007/9
Y1 - 2007/9
N2 - In this paper, the electrical characteristics of multi-gate MOSFETs (MUGFETs) using the advanced radical gate oxide and a suppression of Negative bias temperature degradation in accumulation mode FD-SOI MOSFETs are described. Firstly, we experimentally demonstrate that the multi-gate MOSFETs using radical oxide effectively suppress the degradation of S-factor values resulted from its superior oxidation at the sidewall. Secondly, we indicate that the device performance is dramatically improved by introducing MUGFETs device structure originated from its effective channel area. Finally, we reveal the improvement of current drivability and a suppression of Negative bias temperature instability (NBTI) in accumulation mode FD-SOI MOSFETs.
AB - In this paper, the electrical characteristics of multi-gate MOSFETs (MUGFETs) using the advanced radical gate oxide and a suppression of Negative bias temperature degradation in accumulation mode FD-SOI MOSFETs are described. Firstly, we experimentally demonstrate that the multi-gate MOSFETs using radical oxide effectively suppress the degradation of S-factor values resulted from its superior oxidation at the sidewall. Secondly, we indicate that the device performance is dramatically improved by introducing MUGFETs device structure originated from its effective channel area. Finally, we reveal the improvement of current drivability and a suppression of Negative bias temperature instability (NBTI) in accumulation mode FD-SOI MOSFETs.
KW - Accumulation mode
KW - Multi-gate MOSFETs
KW - NBTI
KW - Silicon on insulator
UR - http://www.scopus.com/inward/record.url?scp=34248657305&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=34248657305&partnerID=8YFLogxK
U2 - 10.1016/j.mee.2007.04.124
DO - 10.1016/j.mee.2007.04.124
M3 - Article
AN - SCOPUS:34248657305
SN - 0167-9317
VL - 84
SP - 2105
EP - 2108
JO - Microelectronic Engineering
JF - Microelectronic Engineering
IS - 9-10
ER -