TY - GEN
T1 - Importance of selecting data layouts in the tsunami simulation code
AU - Kishitani, Takumi
AU - Komatsu, Kazuhiko
AU - Sato, Masayuki
AU - Musa, Akihiro
AU - Kobayashi, Hiroaki
N1 - Funding Information:
This research was partially supported by Grants-in-Aid for Scientific Research(S) #17H06108, by Grants-in-Aid for Scientific Research(C) #18K11322, by MEXT Next Generation High-Performance Computing Infrastructures and Applications R&D Program, entitled ”R&D of A Quantum-Annealing-Assisted Next Generation HPC Infrastructure and its Applications”, and by Joint Usage/Research Center for Interdisciplinary Large-scale Information Infrastructures in Japan (Project ID: jh190030-NAH). The authors thank Association for Real-time Tsunami Science (ARTS) for use of the tsunami simulation code.
Publisher Copyright:
© 2020 IEEE.
PY - 2020/5
Y1 - 2020/5
N2 - Exploiting the memory performance is one of the keys to accelerate the memory-intensive applications. A way for improving the memory performance is to make memory accesses efficient. Since the memory access pattern changes depending on data layouts, it is necessary for effective memory access to choose the appropriate data layout. This paper focuses on the tsunami simulation as one of the high performance computing applications that require the high memory performance. To examine the performance variance due to the data layouts, several data layouts are applied to the tsunami simulation. From the evaluation results, this paper clarifies that the performance of the tsunami simulation is sensitive to the input data, the computing systems, and the data layouts. The execution time of the tsunami simulation with an array of structures is much longer than those with a discrete array and a structure of arrays. The performances of the discrete array and the structure of arrays are not high in specific cases but changed according to the computing systems and the input data. Based on these observations, this paper indicates the importance of the data layout selection to exploit the memory performance.
AB - Exploiting the memory performance is one of the keys to accelerate the memory-intensive applications. A way for improving the memory performance is to make memory accesses efficient. Since the memory access pattern changes depending on data layouts, it is necessary for effective memory access to choose the appropriate data layout. This paper focuses on the tsunami simulation as one of the high performance computing applications that require the high memory performance. To examine the performance variance due to the data layouts, several data layouts are applied to the tsunami simulation. From the evaluation results, this paper clarifies that the performance of the tsunami simulation is sensitive to the input data, the computing systems, and the data layouts. The execution time of the tsunami simulation with an array of structures is much longer than those with a discrete array and a structure of arrays. The performances of the discrete array and the structure of arrays are not high in specific cases but changed according to the computing systems and the input data. Based on these observations, this paper indicates the importance of the data layout selection to exploit the memory performance.
KW - Array of structure
KW - Data layout
KW - Discrete array
KW - Structure of array
KW - Tsunami inundation forecast system
KW - Tsunami simulation
UR - http://www.scopus.com/inward/record.url?scp=85091567984&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85091567984&partnerID=8YFLogxK
U2 - 10.1109/IPDPSW50202.2020.00140
DO - 10.1109/IPDPSW50202.2020.00140
M3 - Conference contribution
AN - SCOPUS:85091567984
T3 - Proceedings - 2020 IEEE 34th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2020
SP - 830
EP - 837
BT - Proceedings - 2020 IEEE 34th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2020
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 34th IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2020
Y2 - 18 May 2020 through 22 May 2020
ER -