Low delay 4K 120fps HEVC decoder with parallel processing architecture

Ken Nakamura, Daisuke Kobayashi, Yuya Omori, Tatsuya Osawa, Takayuki Onishi, Koyo Nitta, Hiroe Iwasaki

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, we describe a novel low-delay 4K 120-fps real-time HEVC decoder with a parallel processing architecture that conforms to the HEVC main 4:2:2 10 profile. It supports the hierarchical temporal scalable streams required for Ultra High Definition high-frame-rate broadcasting and also supports low-delay and high-bitrate decoding for video transmission uses. To achieve this support, the decoding processes are parallelized and pipelined at the frame level, slice level, and coding tree unit row level. The proposed decoder was implemented on three FPGAs operated at 133 and 150 MHz, and it achieved 300-Mbps stream decoding and 37-msec end-to-end delay with our concurrently developed 4K 120-fps encoder.

Original languageEnglish
Pages (from-to)77-84
Number of pages8
JournalIEICE Transactions on Electronics
VolumeE103.C
Issue number3
DOIs
Publication statusPublished - 2020 Mar 1

Keywords

  • Decoder
  • HEVC
  • High frame rate
  • Temporal scalability

Fingerprint

Dive into the research topics of 'Low delay 4K 120fps HEVC decoder with parallel processing architecture'. Together they form a unique fingerprint.

Cite this