TY - GEN
T1 - Low-sensitivity design and implementation of allpass based fractional delay digital filters
AU - Nikolova, Kamelia
AU - Stoyanov, Georgi
AU - Kawamata, Masayuki
PY - 2009
Y1 - 2009
N2 - A low-sensitivity design and implementation of allpass structures based fractional delay (FD) filters is proposed in this paper. It is based on a phase-sensitivity minimization of each individual first- and second-order allpass section in the filter cascade realization depending on its transfer function (TF) poles position. It is shown that the poles of the FD TFs are taking positions not typical for the conventional filters and there is no second-order allpass sections providing low sensitivity for these positions. A new second order allpass section, suitable for such design, is proposed and compared with the other known second-order sections. The design procedure is verified experimentally. The overall sensitivity of the properly designed FD filter is considerably decreased, permitting thus a severe multiplier coefficient quantization and efficient multiplierless implementation.
AB - A low-sensitivity design and implementation of allpass structures based fractional delay (FD) filters is proposed in this paper. It is based on a phase-sensitivity minimization of each individual first- and second-order allpass section in the filter cascade realization depending on its transfer function (TF) poles position. It is shown that the poles of the FD TFs are taking positions not typical for the conventional filters and there is no second-order allpass sections providing low sensitivity for these positions. A new second order allpass section, suitable for such design, is proposed and compared with the other known second-order sections. The design procedure is verified experimentally. The overall sensitivity of the properly designed FD filter is considerably decreased, permitting thus a severe multiplier coefficient quantization and efficient multiplierless implementation.
UR - http://www.scopus.com/inward/record.url?scp=71249105803&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=71249105803&partnerID=8YFLogxK
U2 - 10.1109/ECCTD.2009.5275050
DO - 10.1109/ECCTD.2009.5275050
M3 - Conference contribution
AN - SCOPUS:71249105803
SN - 9781424438969
T3 - ECCTD 2009 - European Conference on Circuit Theory and Design Conference Program
SP - 603
EP - 606
BT - ECCTD 2009 - European Conference on Circuit Theory and Design Conference Program
T2 - ECCTD 2009 - European Conference on Circuit Theory and Design Conference Program
Y2 - 23 August 2009 through 27 August 2009
ER -