TY - JOUR
T1 - Multiple-valued data recovery techniques for band-limited channels in VLSI
AU - Yuminaka, Yasushi
AU - Morishita, Tatsuya
AU - Aoki, Takafumi
AU - Higuchi, Tatsuo
PY - 2002
Y1 - 2002
N2 - Increasing VLSI system performance requires higher bus bandwidths while maintaining low cost in area, power and complexity. Bus bandwidth improvement is historically achieved by increased clock frequency, but is restricted by a signal deterioration due to intersymbol interference (ISI). Although the use of multi-level signal can increase signaling bandwidth without increasing clock frequency. ISI becomes severer than binary signals. This paper investigates multiple-valued data recovery techniques for band-limited channels to achieve high-speed data transmission in VLSI systems. The multi-level signaling employs a simple equalization technique to improve a channel bandwidth without using a complex adaptive equalizer. Also, in order to realize band-efficient data transmission, we present intra-chip multiple-valued code-division multiple access (MV-CDMA) techniques.
AB - Increasing VLSI system performance requires higher bus bandwidths while maintaining low cost in area, power and complexity. Bus bandwidth improvement is historically achieved by increased clock frequency, but is restricted by a signal deterioration due to intersymbol interference (ISI). Although the use of multi-level signal can increase signaling bandwidth without increasing clock frequency. ISI becomes severer than binary signals. This paper investigates multiple-valued data recovery techniques for band-limited channels to achieve high-speed data transmission in VLSI systems. The multi-level signaling employs a simple equalization technique to improve a channel bandwidth without using a complex adaptive equalizer. Also, in order to realize band-efficient data transmission, we present intra-chip multiple-valued code-division multiple access (MV-CDMA) techniques.
UR - http://www.scopus.com/inward/record.url?scp=0036080010&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0036080010&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:0036080010
SN - 0195-623X
SP - 54
EP - 60
JO - Proceedings of The International Symposium on Multiple-Valued Logic
JF - Proceedings of The International Symposium on Multiple-Valued Logic
T2 - 32nd IEEE International Symposium on Multiple-Valued Logic
Y2 - 15 May 2002 through 18 May 2002
ER -