TY - JOUR
T1 - Non-volatile one-transistor-cell multiple-valued CAM with a digit-parallel-access scheme and its applications
AU - Hanyu, Takahiro
AU - Kanagawa, Naoki
AU - Kameyama, Michitaka
PY - 1997/11/1
Y1 - 1997/11/1
N2 - A new high-density non-volatile multiple-valued content-addressable memory (CAM) is proposed for highly parallel search operations. Multiple-valued stored data correspond to the threshold voltage of a floating-gate MOS transistor, so that the cell circuit can be designed using only a single transistor. Since a single match line in a one-word circuit is used for performing a multi-input wired AND operation, the magnitude comparison result between multi-digit data can be obtained simultaneously. As a result, a one-word magnitude comparison with n digits can be performed by just n steps in spite of a single-transistor cell circuit and single-match-line architecture, which makes the peripheral circuit of a CAM cell array small. Moreover, typical applications clearly demonstrate that the proposed non-volatile CAM is useful as a hardware accelerator for a high-speed comparison.
AB - A new high-density non-volatile multiple-valued content-addressable memory (CAM) is proposed for highly parallel search operations. Multiple-valued stored data correspond to the threshold voltage of a floating-gate MOS transistor, so that the cell circuit can be designed using only a single transistor. Since a single match line in a one-word circuit is used for performing a multi-input wired AND operation, the magnitude comparison result between multi-digit data can be obtained simultaneously. As a result, a one-word magnitude comparison with n digits can be performed by just n steps in spite of a single-transistor cell circuit and single-match-line architecture, which makes the peripheral circuit of a CAM cell array small. Moreover, typical applications clearly demonstrate that the proposed non-volatile CAM is useful as a hardware accelerator for a high-speed comparison.
KW - Functionally separated CAM
KW - Multi-level charge storage
KW - Multiple-valued threshold operation
KW - One-digit single-transistor CAM cell
KW - Single-match-line architecture
UR - http://www.scopus.com/inward/record.url?scp=0347878171&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0347878171&partnerID=8YFLogxK
U2 - 10.1016/S0045-7906(97)00027-X
DO - 10.1016/S0045-7906(97)00027-X
M3 - Article
AN - SCOPUS:0347878171
SN - 0045-7906
VL - 23
SP - 407
EP - 414
JO - Computers and Electrical Engineering
JF - Computers and Electrical Engineering
IS - 6
ER -