Pole design optimization of shielded planar writer for 2 Tbit/ in 2 recording

Kiyoshi Yamakawa; Yuichi Ohsawa; Simon Greaves; Hiroaki Muraoka

doi:10.1063/1.3074101

Pole design optimization of shielded planar writer for 2 Tbit/ in ² recording

Kiyoshi Yamakawa, Yuichi Ohsawa, Simon Greaves, Hiroaki Muraoka

RIEC - Information Communication Platforms Division

Research output: Contribution to journal › Article › peer-review

6 Citations (Scopus)

Abstract

A shielded planar head with a multi-step-tapered main pole assuming ion-beam milling fabrication was studied to obtain a large recording field along with suppressed fringing field. The head main pole with a three-step-tapered structure was optimized in terms of the top, main, and bottom slope angles. The optimized head showed a remarkably suppressed fringing field compared with a conventional single-step-tapered pole head. The recording simulation suggests that the head has the potential for 2 Tbit/ in2 recording in combination with a bit patterned medium.

Original language	English
Article number	07B728
Journal	Journal of Applied Physics
Volume	105
Issue number	7
DOIs	https://doi.org/10.1063/1.3074101
Publication status	Published - 2009

Access to Document

10.1063/1.3074101

Cite this

@article{eef0e2232a004b368b9b106f56245407,

title = "Pole design optimization of shielded planar writer for 2 Tbit/ in 2 recording",

abstract = "A shielded planar head with a multi-step-tapered main pole assuming ion-beam milling fabrication was studied to obtain a large recording field along with suppressed fringing field. The head main pole with a three-step-tapered structure was optimized in terms of the top, main, and bottom slope angles. The optimized head showed a remarkably suppressed fringing field compared with a conventional single-step-tapered pole head. The recording simulation suggests that the head has the potential for 2 Tbit/ in2 recording in combination with a bit patterned medium.",

author = "Kiyoshi Yamakawa and Yuichi Ohsawa and Simon Greaves and Hiroaki Muraoka",

note = "Funding Information: This work was supported in part by Research and Development for Next-Generation Information Technology of the Ministry of Education, Culture, Sports, Science and Technology (MEXT) of Japan.",

year = "2009",

doi = "10.1063/1.3074101",

language = "English",

volume = "105",

journal = "Journal of Applied Physics",

issn = "0021-8979",

publisher = "American Institute of Physics",

number = "7",

}

TY - JOUR

T1 - Pole design optimization of shielded planar writer for 2 Tbit/ in 2 recording

AU - Yamakawa, Kiyoshi

AU - Ohsawa, Yuichi

AU - Greaves, Simon

AU - Muraoka, Hiroaki

N1 - Funding Information: This work was supported in part by Research and Development for Next-Generation Information Technology of the Ministry of Education, Culture, Sports, Science and Technology (MEXT) of Japan.

PY - 2009

Y1 - 2009

N2 - A shielded planar head with a multi-step-tapered main pole assuming ion-beam milling fabrication was studied to obtain a large recording field along with suppressed fringing field. The head main pole with a three-step-tapered structure was optimized in terms of the top, main, and bottom slope angles. The optimized head showed a remarkably suppressed fringing field compared with a conventional single-step-tapered pole head. The recording simulation suggests that the head has the potential for 2 Tbit/ in2 recording in combination with a bit patterned medium.

AB - A shielded planar head with a multi-step-tapered main pole assuming ion-beam milling fabrication was studied to obtain a large recording field along with suppressed fringing field. The head main pole with a three-step-tapered structure was optimized in terms of the top, main, and bottom slope angles. The optimized head showed a remarkably suppressed fringing field compared with a conventional single-step-tapered pole head. The recording simulation suggests that the head has the potential for 2 Tbit/ in2 recording in combination with a bit patterned medium.

UR - http://www.scopus.com/inward/record.url?scp=65249188648&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=65249188648&partnerID=8YFLogxK

U2 - 10.1063/1.3074101

DO - 10.1063/1.3074101

M3 - Article

AN - SCOPUS:65249188648

SN - 0021-8979

VL - 105

JO - Journal of Applied Physics

JF - Journal of Applied Physics

IS - 7

M1 - 07B728

ER -

Pole design optimization of shielded planar writer for 2 Tbit/ in ² recording

Abstract

Access to Document

Other files and links

Fingerprint

Cite this