Power noise measurements of cryptographic VLSI circuits regarding side-channel information leakage

Daisuke Fujimoto, Noriyuki Miura, Makoto Nagata, Yuichi Hayashi, Naofumi Homma, Takafumi Aoki, Yohei Hori, Toshihiro Katashita, Kazuo Sakiyama, Thanh Ha Le, Julien Bringer, Pirouz Bazargan-Sabet, Shivam Bhasin, Jean Luc Danger

Research output: Contribution to journalArticlepeer-review

3 Citations (Scopus)


Power supply noise waveforms within cryptographic VLSI circuits in a 65 nm CMOS technology are captured by using an onchip voltage waveform monitor (OCM). The waveforms exhibit the correlation of dynamic voltage drops to internal logical activities during Advance Encryption Standard (AES) processing, and causes side-channel information leakage regarding to secret key bytes. Correlation Power Analysis (CPA) is the method of an attack extracting such information leakage from the waveforms. The frequency components of power supply noise contributing the leakage are shown to be localized in an extremely low frequency region. The level of information leakage is strongly associated with the size of increment of dynamic voltage drops against the Hamming distance in the AES processing. The time window of significant importance where the leakage most likely happens is clearly designated within a single clock cycle in the final stage of AES processing. The on-chip power supply noise measurements unveil the facts about side-channel information leakage behind the traditional CPA with on-board sensing of power supply current through a resistor of 1 ohm.

Original languageEnglish
Pages (from-to)272-279
Number of pages8
JournalIEICE Transactions on Electronics
Issue number4
Publication statusPublished - 2014


  • Advance encryption standard
  • Correlation power analysis
  • Information leakage
  • Side-channel attack


Dive into the research topics of 'Power noise measurements of cryptographic VLSI circuits regarding side-channel information leakage'. Together they form a unique fingerprint.

Cite this