TY - GEN
T1 - Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm
AU - Hanyu, Takahiro
AU - Suzuki, Daisuke
AU - Onizawa, Naoya
AU - Matsunaga, Shoun
AU - Natsui, Masanori
AU - Mochizuki, Akira
N1 - Publisher Copyright:
© 2015 EDAA.
PY - 2015/4/22
Y1 - 2015/4/22
N2 - Novel logic-LSI architecture, called 'spintronics-based nonvolatile logic-in-memory (NV-LIM) architecture,' where nonvolatile spintronic storage elements are distributed over a logic-circuit plane, is proposed as a promising candidate to overcome performance wall and power wall due to the present CMOS-only-based logic-LSIs. Some concrete design examples based on the NV-LIM architecture are demonstrated and their usefulness is discussed in comparison with the corresponding CMOS-only-based realization.
AB - Novel logic-LSI architecture, called 'spintronics-based nonvolatile logic-in-memory (NV-LIM) architecture,' where nonvolatile spintronic storage elements are distributed over a logic-circuit plane, is proposed as a promising candidate to overcome performance wall and power wall due to the present CMOS-only-based logic-LSIs. Some concrete design examples based on the NV-LIM architecture are demonstrated and their usefulness is discussed in comparison with the corresponding CMOS-only-based realization.
UR - http://www.scopus.com/inward/record.url?scp=84945943168&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84945943168&partnerID=8YFLogxK
U2 - 10.7873/date.2015.1119
DO - 10.7873/date.2015.1119
M3 - Conference contribution
AN - SCOPUS:84945943168
T3 - Proceedings -Design, Automation and Test in Europe, DATE
SP - 1006
EP - 1011
BT - Proceedings of the 2015 Design, Automation and Test in Europe Conference and Exhibition, DATE 2015
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2015 Design, Automation and Test in Europe Conference and Exhibition, DATE 2015
Y2 - 9 March 2015 through 13 March 2015
ER -