The potential of on-chip memory systems for future vector architectures

Hiroaki Kobayashi, Akihiko Musa, Yoshiei Sato, Hiroyuki Takizawa, Koki Okabe

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

6 Citations (Scopus)


Summary In this paper, we have discussed the potential of on-chip memory subsystems for future vector architectures. The performance evaluation based on the early experiments suggests that even with moderate-sized on-chip cache with 512KB to 2MB, it covered a lack of the memory bandwidths of vector load/store units with 2B/flop or lower, and boosted the sustained system performance up to the level of the 4B/flop performance. Selective caching, in which only the data with the high locality of reference are cached, is also effective for efficient use of limited on-chip caches.

Original languageEnglish
Title of host publicationHigh Performance Computing on Vector Systems 2007
PublisherSpringer Science and Business Media, LLC
Number of pages18
ISBN (Print)9783540743835
Publication statusPublished - 2008
Event2007 7th Teraflop Workshop - Sendai, Japan
Duration: 2007 Nov 212007 Nov 22

Publication series

NameHigh Performance Computing on Vector Systems 2007


Conference2007 7th Teraflop Workshop


Dive into the research topics of 'The potential of on-chip memory systems for future vector architectures'. Together they form a unique fingerprint.

Cite this