VLSI circuit design using an object-oriented framework of evolutionary graph generation system

N. Homma; M. Natsui; T. Aoki; T. Higuchi

doi:10.1109/CEC.2003.1299564

VLSI circuit design using an object-oriented framework of evolutionary graph generation system

N. Homma, M. Natsui, T. Aoki, T. Higuchi

Research output: Contribution to conference › Paper › peer-review

Abstract

This paper presents a generic objected-oriented framework of evolutionary graph generation (EGG) for automated circuit synthesis. The EGG system can be systematically implemented for different design problems by inheriting the framework class templates. The potential capability of EGG framework is demonstrated through experimental synthesis of both digital and analogue circuits. Design examples discussed in this paper are: (i) bit-serial multipliers using bit-level arithmetic components; and (ii) current mirrors using transistor-level components.

Original language	English
Pages	115-122
Number of pages	8
DOIs	https://doi.org/10.1109/CEC.2003.1299564
Publication status	Published - 2003
Event	2003 Congress on Evolutionary Computation, CEC 2003 - Canberra, ACT, Australia Duration: 2003 Dec 8 → 2003 Dec 12

Conference

Conference	2003 Congress on Evolutionary Computation, CEC 2003
Country/Territory	Australia
City	Canberra, ACT
Period	03/12/8 → 03/12/12

Access to Document

10.1109/CEC.2003.1299564

Cite this

@conference{be1f7a125c0041128d9ce5d1f7103e15,

title = "VLSI circuit design using an object-oriented framework of evolutionary graph generation system",

abstract = "This paper presents a generic objected-oriented framework of evolutionary graph generation (EGG) for automated circuit synthesis. The EGG system can be systematically implemented for different design problems by inheriting the framework class templates. The potential capability of EGG framework is demonstrated through experimental synthesis of both digital and analogue circuits. Design examples discussed in this paper are: (i) bit-serial multipliers using bit-level arithmetic components; and (ii) current mirrors using transistor-level components.",

author = "N. Homma and M. Natsui and T. Aoki and T. Higuchi",

year = "2003",

doi = "10.1109/CEC.2003.1299564",

language = "English",

pages = "115--122",

note = "2003 Congress on Evolutionary Computation, CEC 2003 ; Conference date: 08-12-2003 Through 12-12-2003",

}

TY - CONF

T1 - VLSI circuit design using an object-oriented framework of evolutionary graph generation system

AU - Homma, N.

AU - Natsui, M.

AU - Aoki, T.

AU - Higuchi, T.

PY - 2003

Y1 - 2003

N2 - This paper presents a generic objected-oriented framework of evolutionary graph generation (EGG) for automated circuit synthesis. The EGG system can be systematically implemented for different design problems by inheriting the framework class templates. The potential capability of EGG framework is demonstrated through experimental synthesis of both digital and analogue circuits. Design examples discussed in this paper are: (i) bit-serial multipliers using bit-level arithmetic components; and (ii) current mirrors using transistor-level components.

AB - This paper presents a generic objected-oriented framework of evolutionary graph generation (EGG) for automated circuit synthesis. The EGG system can be systematically implemented for different design problems by inheriting the framework class templates. The potential capability of EGG framework is demonstrated through experimental synthesis of both digital and analogue circuits. Design examples discussed in this paper are: (i) bit-serial multipliers using bit-level arithmetic components; and (ii) current mirrors using transistor-level components.

UR - http://www.scopus.com/inward/record.url?scp=84901429536&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84901429536&partnerID=8YFLogxK

U2 - 10.1109/CEC.2003.1299564

DO - 10.1109/CEC.2003.1299564

M3 - Paper

AN - SCOPUS:84901429536

SP - 115

EP - 122

T2 - 2003 Congress on Evolutionary Computation, CEC 2003

Y2 - 8 December 2003 through 12 December 2003

ER -

VLSI circuit design using an object-oriented framework of evolutionary graph generation system

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this