TY - GEN
T1 - A 60 GHz-band S/H CMOS IC for Direct RF Undersampling Receiver
AU - Furuichi, Tomoyuki
AU - Yoshino, Nagahiro
AU - Motoyoshi, Mizuki
AU - Kameda, Suguru
AU - Suematsu, Noriharu
N1 - Funding Information:
ACKNOWLEDGMENT A part of this research was supported by the MIC/SCOPE #155002005. Part of this work was carried out under the Cooperative Research Project Program of RIEC, Tohoku University.
Publisher Copyright:
© 2022 IEEE.
PY - 2022
Y1 - 2022
N2 - In this paper, a 60 GHz-band Sample and Hold (S/H) IC has been developed for a direct RF undersampling receiver. In millimeter-wave wireless systems such as IEEE 802.11ad, broadband characteristic (e.g. channel bandwidth of 2 GHz) is required. In this case, the minimum sampling frequency becomes 4 GHz and output buffer amplifier should have at least 2 GHz bandwidth. This S/H-IC can sample 60 GHz RF signal by 4 GHz clock and it works as a 30th order undersampling receiver. Since the parasitic capacitance of FET used in the 2 GHz bandwidth output buffer amplifier is almost same value as the hold capacitor, the hold capacitor can be removed in our design. This S/H-IC has been fabricated in a 65nm CMOS process. The fabricated IC together with 4 GHz ADC shows SNR of 20.2 dB (channel bandwidth of 2 GHz) and EVM of less than 5.5% for 64QAM.
AB - In this paper, a 60 GHz-band Sample and Hold (S/H) IC has been developed for a direct RF undersampling receiver. In millimeter-wave wireless systems such as IEEE 802.11ad, broadband characteristic (e.g. channel bandwidth of 2 GHz) is required. In this case, the minimum sampling frequency becomes 4 GHz and output buffer amplifier should have at least 2 GHz bandwidth. This S/H-IC can sample 60 GHz RF signal by 4 GHz clock and it works as a 30th order undersampling receiver. Since the parasitic capacitance of FET used in the 2 GHz bandwidth output buffer amplifier is almost same value as the hold capacitor, the hold capacitor can be removed in our design. This S/H-IC has been fabricated in a 65nm CMOS process. The fabricated IC together with 4 GHz ADC shows SNR of 20.2 dB (channel bandwidth of 2 GHz) and EVM of less than 5.5% for 64QAM.
KW - Broadband communication
KW - CMOS integrated circuits
KW - Millimeter wave communication
KW - Signal sampling
UR - http://www.scopus.com/inward/record.url?scp=85126802755&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85126802755&partnerID=8YFLogxK
U2 - 10.1109/RWS53089.2022.9719927
DO - 10.1109/RWS53089.2022.9719927
M3 - Conference contribution
AN - SCOPUS:85126802755
T3 - IEEE Radio and Wireless Symposium, RWS
SP - 128
EP - 130
BT - 2022 IEEE Radio and Wireless Symposium, RWS 2022
PB - IEEE Computer Society
T2 - 2022 IEEE Radio and Wireless Symposium, RWS 2022
Y2 - 16 January 2022 through 19 January 2022
ER -