An energy-efficient dynamic memory address mapping mechanism

Masayuki Sato; Chengguang Han; Kazuhiko Komatsu; Ryusuke Egawa; Hiroyuki Takizawa; Hiroaki Kobayashi

doi:10.1109/CoolChips.2015.7158660

An energy-efficient dynamic memory address mapping mechanism

Masayuki Sato, Chengguang Han, Kazuhiko Komatsu, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi

研究成果: Conference contribution

1 被引用数 (Scopus)

抄録

DRAM-based main memories are energy-hungry components of modern computer systems. Since accesses to DRAM need a complex protocol, the performance of an address-mapping scheme that decides physical locations of data based on physical addresses has a big impact on energy consumption. To improve the energy efficiency, this paper proposes a mechanism that dynamically selects an appropriate address-mapping scheme under the consideration of a trade-off between performance and power consumption. The mechanism works so as to reduce the energy consumption of the main memory. The evaluation results show that the proposed mechanism can reduce the energy consumption in comparison with conventional address-mapping schemes, which do not change their address mappings.

本文言語	English
ホスト出版物のタイトル	IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings
出版社	Institute of Electrical and Electronics Engineers Inc.
ISBN（電子版）	9781467373258
DOI	https://doi.org/10.1109/CoolChips.2015.7158660
出版ステータス	Published - 2015 7月 14
イベント	18th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2015 - Yokohama, Japan 継続期間: 2015 4月 13 → 2015 4月 15

出版物シリーズ

名前	IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings

Other

Other	18th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2015
国/地域	Japan
City	Yokohama
Period	15/4/13 → 15/4/15

ASJC Scopus subject areas

ハードウェアとアーキテクチャ
電子工学および電気工学

UN SDG

この成果は、次の持続可能な開発目標に貢献しています

文献へのアクセス

10.1109/CoolChips.2015.7158660

他のファイルとリンク

引用スタイル

Sato, M., Han, C., Komatsu, K., Egawa, R., Takizawa, H., & Kobayashi, H. (2015). An energy-efficient dynamic memory address mapping mechanism. In IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings [7158660] (IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CoolChips.2015.7158660

An energy-efficient dynamic memory address mapping mechanism. / Sato, Masayuki; Han, Chengguang; Komatsu, Kazuhiko その他.
IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2015. 7158660 (IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings).

研究成果: Conference contribution

Sato, M, Han, C, Komatsu, K, Egawa, R, Takizawa, H & Kobayashi, H 2015, An energy-efficient dynamic memory address mapping mechanism. in IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings., 7158660, IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings, Institute of Electrical and Electronics Engineers Inc., 18th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2015, Yokohama, Japan, 15/4/13. https://doi.org/10.1109/CoolChips.2015.7158660

Sato M, Han C, Komatsu K, Egawa R, Takizawa H , Kobayashi H. An energy-efficient dynamic memory address mapping mechanism. In IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2015. 7158660. (IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings). doi: 10.1109/CoolChips.2015.7158660

@inproceedings{a89bfebc028346c7b927c733e8dd5128,

title = "An energy-efficient dynamic memory address mapping mechanism",

abstract = "DRAM-based main memories are energy-hungry components of modern computer systems. Since accesses to DRAM need a complex protocol, the performance of an address-mapping scheme that decides physical locations of data based on physical addresses has a big impact on energy consumption. To improve the energy efficiency, this paper proposes a mechanism that dynamically selects an appropriate address-mapping scheme under the consideration of a trade-off between performance and power consumption. The mechanism works so as to reduce the energy consumption of the main memory. The evaluation results show that the proposed mechanism can reduce the energy consumption in comparison with conventional address-mapping schemes, which do not change their address mappings.",

keywords = "DRAM, address mapping, energy consumption, rank",

author = "Masayuki Sato and Chengguang Han and Kazuhiko Komatsu and Ryusuke Egawa and Hiroyuki Takizawa and Hiroaki Kobayashi",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE.; 18th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2015 ; Conference date: 13-04-2015 Through 15-04-2015",

year = "2015",

month = jul,

day = "14",

doi = "10.1109/CoolChips.2015.7158660",

language = "English",

series = "IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings",

}

TY - GEN

T1 - An energy-efficient dynamic memory address mapping mechanism

AU - Sato, Masayuki

AU - Han, Chengguang

AU - Komatsu, Kazuhiko

AU - Egawa, Ryusuke

AU - Takizawa, Hiroyuki

AU - Kobayashi, Hiroaki

PY - 2015/7/14

Y1 - 2015/7/14

N2 - DRAM-based main memories are energy-hungry components of modern computer systems. Since accesses to DRAM need a complex protocol, the performance of an address-mapping scheme that decides physical locations of data based on physical addresses has a big impact on energy consumption. To improve the energy efficiency, this paper proposes a mechanism that dynamically selects an appropriate address-mapping scheme under the consideration of a trade-off between performance and power consumption. The mechanism works so as to reduce the energy consumption of the main memory. The evaluation results show that the proposed mechanism can reduce the energy consumption in comparison with conventional address-mapping schemes, which do not change their address mappings.

AB - DRAM-based main memories are energy-hungry components of modern computer systems. Since accesses to DRAM need a complex protocol, the performance of an address-mapping scheme that decides physical locations of data based on physical addresses has a big impact on energy consumption. To improve the energy efficiency, this paper proposes a mechanism that dynamically selects an appropriate address-mapping scheme under the consideration of a trade-off between performance and power consumption. The mechanism works so as to reduce the energy consumption of the main memory. The evaluation results show that the proposed mechanism can reduce the energy consumption in comparison with conventional address-mapping schemes, which do not change their address mappings.

KW - DRAM

KW - address mapping

KW - energy consumption

KW - rank

UR - http://www.scopus.com/inward/record.url?scp=84943339417&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84943339417&partnerID=8YFLogxK

U2 - 10.1109/CoolChips.2015.7158660

DO - 10.1109/CoolChips.2015.7158660

M3 - Conference contribution

AN - SCOPUS:84943339417

T3 - IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings

BT - IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVIII - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 18th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2015

Y2 - 13 April 2015 through 15 April 2015

ER -

An energy-efficient dynamic memory address mapping mechanism

抄録

出版物シリーズ

Other

ASJC Scopus subject areas

UN SDG

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル