Effects of base layer thickness on reliability of CVD Si3N4 stack gate dielectrics

Koji Eriguchi, Yoshinao Harada, Masaaki Niwa

研究成果: Article査読

17 被引用数 (Scopus)

抄録

Effects of the base layer in Si3N4/SiON stack gate dielectrics, in particular, the physical thickness of the base layer, on the dielectric reliability, MOSFET performance and process controllability are investigated. It is found that the electrical characteristics such as TDDB lifetime as well as the Si3N4 film property in Si3N4/SiON stack dielectrics with the same capacitance oxide equivalent thickness strongly depend on the SiON-base layer thickness. From the TDDB measurements for both stress polarities and from the Si3N4 stoichiometry by the X-ray photoelectron spectroscopy analysis, the optimum SiON-base layer thickness is determined to be approximately 1 nm, in order to obtain longer TDDB lifetime and surperior n-ch MOSFET performance. The obtained results are considered to attribute to the nitrogen profile in the Si3N4/SiON stack dielectrics and the strained layer thickness near SiON/Si interface.

本文言語English
ページ(範囲)587-595
ページ数9
ジャーナルMicroelectronics Reliability
41
4
DOI
出版ステータスPublished - 2001 4月
外部発表はい

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 原子分子物理学および光学
  • 安全性、リスク、信頼性、品質管理
  • 凝縮系物理学
  • 表面、皮膜および薄膜
  • 電子工学および電気工学

フィンガープリント

「Effects of base layer thickness on reliability of CVD Si3N4 stack gate dielectrics」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル