TY - JOUR
T1 - Effects of ion implantation damage on elevated source/drain formation for ultrathin body silicon on insulator metal oxide semiconductor field-effect transistor
AU - Oh, Hyuckjae
AU - Sakaguchi, Takeshi
AU - Fukushima, Takafumi
AU - Koyanagi, Mitsumasa
PY - 2006/4/25
Y1 - 2006/4/25
N2 - For high-speed and low-power performance, ultrathin body (UTB) silicon on insulator (SOI) metal oxide semiconductor field-effect semiconductors (MOSFETs) with an elevated source/drain (ESD) have been investigated using selectively epitaxial growth (SEG) technology. In this work, we found that the morphology of a SEG layer on an ultrathin Si film and the crystallinity of the top Si film are strongly dependent on ion implantation damage. The morphology and surface roughness of SEG layers were investigated by field emission scanning electron microscopy (FE-SEM) and the crystallinities of the top silicon films with and without ion implantation were characterized by atomic force microscopy (AFM) and Rutherford backscattering spectroscopy (RBS), respectively. Furthermore, to suppress ion implantation damage, a SEG layer was formed before ion implantation for source drain extension (SDE) formation by the sacrificial sidewall spacer method. As results, UTB SOI-MOSFETs with a flat ESD were successfully fabricated by the proposed method.
AB - For high-speed and low-power performance, ultrathin body (UTB) silicon on insulator (SOI) metal oxide semiconductor field-effect semiconductors (MOSFETs) with an elevated source/drain (ESD) have been investigated using selectively epitaxial growth (SEG) technology. In this work, we found that the morphology of a SEG layer on an ultrathin Si film and the crystallinity of the top Si film are strongly dependent on ion implantation damage. The morphology and surface roughness of SEG layers were investigated by field emission scanning electron microscopy (FE-SEM) and the crystallinities of the top silicon films with and without ion implantation were characterized by atomic force microscopy (AFM) and Rutherford backscattering spectroscopy (RBS), respectively. Furthermore, to suppress ion implantation damage, a SEG layer was formed before ion implantation for source drain extension (SDE) formation by the sacrificial sidewall spacer method. As results, UTB SOI-MOSFETs with a flat ESD were successfully fabricated by the proposed method.
KW - Crystallinity
KW - ESD
KW - Ion implantation
KW - SEG
KW - Sacrificial sidewall
KW - Silicon on insulator
UR - http://www.scopus.com/inward/record.url?scp=33646926161&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=33646926161&partnerID=8YFLogxK
U2 - 10.1143/JJAP.45.2965
DO - 10.1143/JJAP.45.2965
M3 - Article
AN - SCOPUS:33646926161
SN - 0021-4922
VL - 45
SP - 2965
EP - 2969
JO - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
JF - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
IS - 4 B
ER -