Implementation of a low-power FPGA based on synchronous/asynchronous hybrid architecture

Shota Ishihara, Ryoto Tsuchiya, Yoshiya Komatsu, Masanori Hariyama, Michitaka Kameyama