InP MISFET's with Al203/Native Oxide Double-Layer Gate Insulators

Takayuki Sawada, Shin Itagaki, Hideki Hasegawa, Hideo Ohno

研究成果: ジャーナルへの寄稿学術論文査読

39 被引用数 (Scopus)

抄録

Enhancement-mode InP MISFET's with anodic AI2Q3/ native oxide double-layer for gate insulator are fabricated by anodization processes in electrolyte and in oxygen plasma. Such gate structure greatly improves the device performance; high effective electron mobilities of 1500–3000 cm2/V. s and marked reduction of drain current instability were simultaneously achieved. This device performance is consistent with the interface properties obtained by C-V measurements, InP MISFET inverters as well as ring oscillators are also fabricated to demonstrate the stability of the circuit at low frequency and to show the capability of the process employed.

本文言語英語
ページ(範囲)1038-1043
ページ数6
ジャーナルIEEE Transactions on Electron Devices
31
8
DOI
出版ステータス出版済み - 1984 8月

フィンガープリント

「InP MISFET's with Al203/Native Oxide Double-Layer Gate Insulators」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル